Abstract-Recent trends show an increasing number of weblabs, implemented at universities and schools, supporting practical training in technical courses and providing the ability to remotely conduct experiments. However, their implementation is typically based on individual architectures, unable of being reconfigured with different instruments/modules usually required by every experiment. In this paper, we discuss practical guidelines for implementing reconfigurable weblabs that support both local and remote control interfaces. The underlying infrastructure is based on reconfigurable, low-cost, FPGA-based boards supporting several peripherals that are used for the local interface. The remote interface is powered by a module capable of communicating with an Ethernet based network and that can either correspond to an internal core of the FPGA or an external device. These two approaches are discussed in the paper, followed by a practical implementation example.
INTRODUCTION
Weblabs are becoming a widely used resource for supporting technical courses, allowing students to interact with real equipment from everywhere and at anytime without physically being present in a classical lab. This new type of labs are an added value for education, enabling to include more practical work and giving students the ability to repeat the experiments done in classical labs. Among others, two aspects have been contributing to increase the number of weblabs implemented at universities and schools, namely the technological evolution that causes several instruments to be factory-equipped with Ethernet physical interfaces, and the increasing number of students in technical courses, requiring more labs to be available for their practical training, which may pose economical constraints for institutions. Commonly less expensive than a classical lab, which requires several workbenches for students training, the implementation of a weblab infrastructure may also became expensive depending on the cost of the adopted equipment. Besides increasing flexibility and costs savings, other advantages should also be pointed to weblabs, namely the contribution they bring for increasing collaboration among institutions by enabling knowledge sharing in specific areas. All these aspects contribute to the number and variety of weblabs available today, although a large majority is focused in engineering courses [1, 2, 3, 4] .
Typically each weblab infrastructure is developed following specific and distinct technical implementations, with several hardware and software architectures that use different programming languages to remotely control the equipment [5, 6, 7] . These aspects are impairing a higher proliferation of weblabs in different areas, while the difficulties of reusing and interfacing different modules used in their infrastructures are decreasing the collaboration among institutions. To overcome these problems, some authors have being proposing generic software and hardware architectures [8, 9] , but more efforts and contributions are needed. We contribute to this endeavor by proposing a reconfigurable infrastructure, focused at the hardware level, which allows creating, sharing and reusing instruments and other experiment-related modules.
Section II discusses a set of guidelines on how to create reconfigurable weblabs infrastructures capable of reusing different instruments and modules. Section III presents two approaches that allow remotely controlling and monitoring those infrastructures and describes an architecture for sharing instruments and modules typically used in weblabs. Section IV describes an implementation of an FPGA-based weblab infrastructure, and section V presents the web interface developed for controlling the implemented infrastructure. Section VI concludes the paper.
II. HARDWARE SPECIFICATION GUIDELINES
To increase weblabs acceptance, two aspects must be considered regarding their implementation:
• costs are minimized;
• a flexible reconfigurable architecture is adopted. Nowadays, weblabs include PCs with several individual instruments connected through instrumentation buses like PXI (PCI eXtended to Instrumentation), GPIB, and more recently with LXI (LAN eXtensions for Instrumentation). Although these architectures guarantee high performance by using dedicated instruments, they are expensive and require several hardware/software modules with specific functions eventually not necessary for some experiments. To reduce expenses and to target a universal architecture for implementing weblab infrastructures with reconfiguration capabilities, two devices must be considered: μC/μPs (Microcontrollers/Microprocessors) and FPGAs (Field Programmable Gate Arrays). Although μC/μPs have well defined hardware architectures with high processing rates and functionalities changing according to software, they don't have the same flexibility guarantied by FPGAs. Each FPGA may be reconfigured with several cores specifying μC/μPs, instruments and dedicated controllers required for every weblab, given them more reconfiguration capabilities than μC/μPs. Cores are specified in hardware languages, schematic files or state-diagrams parsed and simulated by specific manufacturer dependent IDEs (Interface Development Tools) that generate bitstream files used to reconfigure an FPGA. The design options for μC/μP-based circuits, in terms of programming languages and associated tools, are much larger than those available for FPGA-based circuits, where typically VHDL and Verilog are adopted by all IDEs. Therefore, spite μC/μP represent a good choice for implementing reconfigurable weblab infrastructures, they are not flexible as FPGAs, which can support several instruments/modules inside. These can range from simple ones to others with high processing demands, able to run in multitasking, all specified in standard languages that may be shared by all weblab infrastructures. Table I summarizes some relevant aspects that promote the use of FPGAs, instead of μC/μPs, to implement reconfigurable weblab infrastructures. Considering a weblab containing several independent measurement instruments and specific devices controlled by PCs running as WebServers, which require a certain accommodating space, an alternative solution based on FPGAs would not only reduce the total cost but also the space for accommodation, as several instruments could be implemented inside a single FPGA. The existence of soft and hard TCP/IP cores for FPGAs, supporting the interconnection to the internet, promotes the adoption of FPGAs as the main hardware device for implementing a typical weblab infrastructure able to be remotely accessed for controlling/monitoring an UUT (Unit Under Test), as illustrated in figure 1. If a weblab requires several instruments to control/observe an UUT, it may happen that a single FPGA does not have sufficient space or resources to accommodate all of them. To overcome this limitation, two approaches may be followed: a) using one FPGA able to be reconfigured with several instruments/modules; or b) use one FPGA for each instrument/module;
Although the second approach is technically easier to implement than the first one, since instruments/modules defined by cores are implemented in different FPGAs without requiring specific routing tasks inside them, costs may increase together with the required space to accommodate the infrastructure, when compared to the first approach that uses one FPGA to accommodate all the instruments/modules. These two solutions are illustrated in figure 2. Referring to solution a), suppose that in a specific instant the FPGA encapsulates a multimeter, a function generator and a dedicated module to control/monitor the UUT. If an oscilloscope is required to acquire a signal from the UUT and the FPGA doesn't have enough space for its encapsulation, a reconfiguration process can solve the problem through two possible options:
• Total Reconfiguration or;
• Partial Reconfiguration (Static or Dynamic).
In the first option (Total Reconfiguration) using a new instrument requires reconfiguring all the FPGA by stopping its operation. This may be an uninteresting option for experiments using many instruments at the same time, since it requires stopping the weblab operation for changing them. Moreover, depending on the complexity of new instruments/modules and on current FPGA configuration, this option typically requires more time to reconfigure the weblab than the second one [10] . Therefore, the second option (Partial Reconfiguration) may be more appropriated if one needs many instruments to conduct an experiment, since it allows reconfiguring only part of the FPGA with one or more Reconfiguration is adopted, an experiment my keep running even if an instrument/module is changed. So, assuming we wanted to use the oscilloscope in the weblab, only a logic space would be reconfigured without affecting the rest of it, eventually the one occupied by an instrument not in operation in that instant (e.g. replacing the multimeter).
Besides the high complexity of Partial Reconfiguration, the costs involved are also higher than Total Reconfiguration, because not all FPGAs support this option. Moreover, adopting Partial Reconfiguration requires knowing the present configuration inside the FPGA to rearrange the logic resources and to free the space for the new instrument/module [10] . Table II maps the main differences between these options. Since it only works with digital I/O signals, a simple FPGA is not sufficient to implement a weblab infrastructure, requiring A/D and D/A converters to acquire/supply analogue signals from/to the UUT. Furthermore, the analogue signals may have voltages and currents levels not compatible with the converters, which require power drivers to interface the FPGA and the UUT. To accomplish some of these requirements, there are nowadays many FPGA-based boards bringing more components associated with the FPGA, as exemplified in figure 3 , namely A/D and D/A converters, memories, LCD displays, interface ports, etc. [11] . On top of all the potentialities offered by FPGA-based boards, a specific architecture is still required to enable accessing the experiments and to reconfigure remotely the weblab infrastructure with the required instruments/modules. For interfacing them to the internet, allowing the remote control/monitorization of the UUTs, specific web interfaces should be provided to users and specific modules should also be integrated within the weblab infrastructure.
III.
REMOTE ACCESS Typically the weblab should use several instruments/modules, each one requiring a web interface for remote control/monitorization. All instruments/modules and their web interfaces must be shared, so the entire community may reuse them to easily create new remote experiments by reconfiguring the weblab infrastructure. To fulfill these requirements, figure 4 presents a general view of an architecture that allows distributing all instruments/modules and the web interfaces. To implement this architecture, at least one main web interface must be available from the weblab infrastructure working as a bridge to other resources. This interface should provide services for transferring all modules/instruments files into the FPGAs and for accessing the web interfaces, used by each instrument/module, namely for downloading them from the WebServers into the user's devices (PC, PDA, mobile phone or smart phone). With this solution, the amount of available memory in the FPGA-based board is not relevant, since all applications will be distributed among different servers. At the same time, this architecture facilitates the cooperation among institutions, allowing them to share modules/instruments that may be reused for conducting new experiments.
The remote access to this infrastructure requires implementing specific modules together with the FPGAbased board. For this purpose there are two approaches that may be adopted:
• Hybrid Approach, by using an independent Micro Web Server (MWS) connected to the FPGA-based board; • System-on-Chip (SoC) Approach, by using a TCP/IP core inside the FPGA.
A. Hybrid Approach The Hybrid Approach uses a MWS connected to an FPGAbased board, as illustrated in figure 5. Inside this MWS or in the web server, an interface, implemented in any web software language (e.g. HTML or JAVA), is available for The user typically downloads the interface from the MWS to his/her accessing device, and controls/monitors the MWS pins. Some of these work as switching I/O signals, while others control the JTAG infrastructure. Commonly, this test infrastructure is used to reconfigure an FPGA and should also be adopted if the number of pins required to monitor the FPGA is higher than those available in the MWS. Using the remote experiment interface, users may control the instruments/modules inside the FPGA that will send or receive data from/to the UUT using the A/D, D/A converters or the digital I/O signals. The advantage of this approach is related to the implementation simplicity since there are already several MWS available in the market whose offer is expected to grow in the near future. Noteworthy, some MWS are internally built with FPGAs, which evidence the power and wide acceptance of these devices for building microelectronic circuits [12] . Based on a web research, table III presents some commercial MWS. Typically, each MWS allows users to establish a web connection to control/observe its I/O pins, and some provide several internet services like: FTP, HTTP, SSH, Telnet, among others. However, this architecture requires at least two devices (FPGA + MWS), and each MWS has specific characteristics hampering their adaptation to different weblab infrastructures (it may require many software changes). Therefore, depending on the MWS choice, prices may be much higher and flexibility may be lower compared to the SoC Approach.
B. SoC Approach
In this approach a MWS is no longer required, since the FPGA will have a TCP/IP core implemented inside. As illustrated in figure 6 , the TCP/IP core will send/receive commands through the internet to control/monitor all modules/instruments inside the FPGA. All commands are sent using a specific web interface that should be available from the FPGA memory or from an independent memory located in the FPGA-based board. Once downloaded to the remote accessing device, the interface allows the user to control/monitor the UUT through a set of I/O pins (digital or analog), in the same way as in the Hybrid Approach.
At least two options are available for implementing the SoC approach: a) using an independent TCP/IP core, or b) using a TCP/IP core dependent of a commercial μC/μP core. Usually in both solutions TCP/IP cores are sold by companies, however, using a solution dependent of a μC/μP core will not guarantee platform independence, required for a weblab infrastructure, since they only work with a specific μC/μP embedded as a soft/hard core inside the FPGA. A solution based on an independent TCP/IP core is preferred because it is usually available in a standard hardware language allowed to be used by any IDE for reconfiguring the FPGA (usually the manufacturer supports the required changes to adapt the core for a specific FPGA). From a web research, table IV presents several TCP/IP cores, where only Xilinx provides a μC/μP dependent core, and only OpenCores provides a core free of charge. Since low prices and high flexibility are the main goals for building the weblab infrastructure, we consider this last option to be the most appropriated one, because it is free, independent of any μC/μPs, and has already been tested by several users, as described in the indicated website. 
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Nevertheless, the SoC Approach is harder to implement since instruments/modules inside the FPGA must be attached to the TCP/IP core. Furthermore, remote reconfiguration is more difficult compared to the Hybrid Approach because it is necessary to use the TCP/IP core module already inside the FPGA to reconfigure the other instruments/modules, which requires the use of Partial Reconfiguration. To demonstrate the viability of the suggested solutions we implemented, in a FPGA-based board, a function generator (FG) as this instrument is typically used by every electronic experiment.
IV. IMPLEMENTED PROTOTYPE
The FG was described as a set of Verilog modules synthesized and mapped into an FPGA. The FG can be controlled both locally and remotely through the web, using Total Reconfiguration without the remote reconfiguration capability (that should be a request in future developments).
For this purpose we selected the Lantronix MWS [13] to control remotely, through a set of I/O pins, the FG implemented into a Spartan 3E FPGA-based board. Figure 7 presents the implemented infrastructure and an oscilloscope attached to the FPGA-based board used to monitor the selected waveforms. The implemented instrument follows therefore the hybrid approach described in the previous section. The MWS provides the resources for implementing the remote control interface while the several ports and peripherals supported by the FPGA-based board are used for implementing the local control interface.
A. Local control
The local control/observation is made through push buttons, a knob button, LEDs and an LCD display, as illustrated in figure 8 .
The local control features may be summarized as follows:
• Push button 1 allows selecting a sinusoidal, triangular, DC or square waveform; • Push button 2 allows changing the type of control: local or remote;
• Push button 3 allows specifying the time scale factor (from 0 to 7) when triangular waveform is selected (all the other waveforms don't use the time scale factor); • The knob button allows increase/decrease the time scale of each waveform; • LEDs 1 and 2 indicate which is the selected waveform (sinusoidal, triangular, DC or square); • LED 3 indicates if the FG is able to be controlled remotely or locally; • LED 4 indicates if a local or a remote user made a change in the time scale by changing the knob button (this LED will turn on/off on every knob change); • The LCD indicates the state of the FG: selected wave, time scale factor (only for triangular waveform), the time scale indicated by the knob value (in percentage), and remote/local control. For selecting remote control/monitorization, users must either press push button 2 or send a command through the Lantronix. Tables VI and VII summarize the implemented protocol according to the value of the RW signal, respectably. The set of commands provided by the Lantronix Telnet server allowed remotely controlling all the I/O signals for testing the protocol, as illustrated in table VIII, which exemplifies the process of changing a waveform. Since the protocol allows controlling and monitoring the weblab, it was necessary to previously define the direction of each I/O line. As exemplified in figure 9 , the first commands define the direction of the Control and Data Bus, while the subsequent commands allow changing the FG waveform. To save remote users from understanding the protocol in order to control the FG parameters we developed a simple web interface hiding the sequence of commands/data sent to/received from the Lantronix MWS.
V. THE DEVICE WEB INTERFACE
A PDA web interface was developed through a collaboration agreement between our lab (CIETI/LABORIS) and an M.Sc. student from Heriot-Watt University (Scotland). During the development a Telnet connection was provided to access the weblab and an IP webcam was used for returning an image of the infrastructure plus an image of an oscilloscope attached to the output of the FG, allowing the student to have a visual feedback of all remote actions. The interface was developed for the PDA HP iPAQ 214 [14] with a compatible JVM named NSICOM CrEme™ (Java™ Enabler for Windows CE) [15] that provides some additional tools to seamlessly integrate with the Netbeans IDE tool [16] used during the development. Since the web interface was developed for a PDA (typically with a lower processing power than a PC), only light Java packages were used (e.g. Java AWT interface was adopted rather than Java Swing that is more appropriated for the J2SE). Furthermore, due to PDA screen limitations, it was also decided to have two distinct web interfaces for accessing the FG: one for controlling and another for monitoring, as illustrated in figure 9 . Users may switch between the control/monitor web interfaces using the corresponding button located at the bottom of each interface. The Control web interface allows selecting the waveform, the time scale factor, and the time scale, by changing the slide bar. The Monitor web interface provides an image of the weblab and all information regarding the current operation of the FG (waveform selected, the scale value and the time scale factor). Every command sent to the weblab infrastructure should give some feedback so users may get the guarantee that each command was really done remotely. So, by changing the slide bar, the percentage and the value of the time scale will be displayed. Button scale, wave or the control/remote button, used to change the control type (remote or local), will become green, if the action made remotely was done correctly, or red, if some error occurs.
Besides the technical challenge for developing the web interface, requiring knowledge in web programming, software architectures and usability web design procedures, it was also very important for the student to understand the implemented protocol for controlling the FG. As the protocol was defined from the scratch it was necessary to write a technical document with all protocol details, and several e-mails were also exchanged for clarifying some aspects. Moreover, if another instrument/module would be developed, the described protocol could not be adapted. Therefore, the difficulties posed by this collaboration and the strict protocol avoid its adoption to other instruments. We believe that adopting a Std. interface like the IEEE 1451.0 [17, 18] , which defines a set of open, common, network-independent communication interfaces for connecting transducers, will facilitate the implementation and sharing of different instruments/modules, in a compatible weblab infrastructure.
VI. CONCLUSIONS AND FUTURE WORK
The increasing number of technical courses requires more lab facilities for student's practical training. Aiming to reduce expenses and promote flexibility in the conduction of remote experiments, recent trends show an increasing number of weblab infrastructures justified by the spreading of internet services and technical instruments able to be remotely accessed. However, weblabs do not follow any standard for their implementation, the equipment used is expensive and their features are not able to be changed for specific experiments.
The solution presented in this paper proposes a new concept for implementing weblabs based on the FPGA reconfiguration capabilities, which enable to accommodate different instruments and modules required by the current experiment (oscilloscopes, function generators, multimeters, etc.). By following this approach, i.e. using an FPGA-based board able to be accessed remotely, institutions and students may redefine different experiments reusing the instruments/modules defined through hardware languages.
Based on this approach, a function generator was created (in Verilog hardware language) able to be controlled locally and remotely using an FPGA-based board and a MicroWebServer. The local access is provided through a set of physical interfaces in the FPGA-based board, and the remote access is provided using a specific web interface for a PDA-type client. For remote controlling the FG, a specific protocol was defined and a technical document with its description was shared for developing the web interface. The use of a specific protocol posed some difficulties during the development, and it is not compatible with other instruments that may be developed in the future. Therefore, based on the acquired experience, we believe that adopting the IEEE 1451.0 Std. for interfacing the instruments/modules, will facilitate the development process in a cooperation framework. We plan to develop other instruments commonly used in electronic experiments by following the referred Std. from the early specification phase.
